Also known as: Coverage Analyst; Verification Closure Engineer; Coverage Convergence Engineer
See this role on the AI-assisted flow lifecycle or on the SoC lifecycle or on the Soft IP lifecycle
Drives the chip from partial coverage to a defensible signoff position by analysing every uncovered bin, deciding whether it needs stimulus, an exclusion or a design change, and closing the gap efficiently.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.