Randomized Caches in Hardware: Challenges and Trade-offs

Randomized caches protect against side-channel attacks by obfuscating the mapping of memory addresses to cache locations. Existing proposals typically describe architectural behavior, leaving practical hardware implementation challenges largely unexplored. We implement four prominent designs, CEASER-S, ScatterCache, SassCache, and MIRAGE, and integrate them as the last-level cache (LLC) of a multi-core out-of-order RISC-V system-on-chip (SoC). We identify common and design-specific implementati…

Source: arXiv cs.AR (Hardware Architecture), published 2026-11-03. The summary is the Hub's own; the full story is at the source. Report a rights or accuracy concern