The mapping of every FPGA signal to a device pin, with I/O standard, bank voltage and electrical settings.
Design data Work product in the FPGA-based product development lifecycle
The pin-out is where the FPGA design and the board design meet. Freezing it with checks avoids board respins caused by banks at the wrong voltage, clocks on pins that cannot drive clock networks, or pin combinations the device does not allow.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.