The record of which IP cores the FPGA design uses, from the device supplier, third parties or internal sources, and why each was chosen.
Analysis Work product in the FPGA-based product development lifecycle
IP cores save design time but bring licence terms, resource use and version dependencies on the tool chain. A recorded selection avoids late surprises such as evaluation cores that stop working in hardware, licences that exclude production use or cores that change with a tool upgrade.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.