The plan for verifying the FPGA logic: the features to verify, the methods, the environment and the coverage goals that define done.
Plan Work product in the FPGA-based product development lifecycle
It defines what verified means before work starts, so sign-off is judged against agreed goals rather than how much time is left. Verification that stops when the schedule runs out leaves gaps to be found on the board or in the field.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.