The record that test logic has been inserted in the customer design and checked against the platform test rules, with the fault coverage reached against the goal in the statement of work.
Report Work product in the Structured ASIC lifecycle
It shows that the device can be screened in production. FPGA prototypes carry no manufacturing test, so converted designs are where coverage most often falls short and defective parts escape.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.