The evidence that the converted design behaves as the FPGA prototype did, by formal checks or agreed simulation, with every difference listed and agreed with the customer.
Report Work product in the Structured ASIC lifecycle
A converted design must keep the behaviour the customer proved on the FPGA, so the report is the main check that conversion did not change it. Differences found here cost little; found on silicon they cost a new custom layer tape-out.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.