Models that describe the behaviour of analog and mixed-signal blocks at a higher level than transistors, for fast system and SoC simulation.
Model Work product in the Analog and mixed-signal lifecycle
Transistor-level simulation of a whole chip is far too slow, so behavioural models let SoC and top-level checks run in reasonable time. A model that does not match its circuit hides real faults such as wrong start-up order, so checking models against circuits is part of the work.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.