System modelling and virtual prototyping to RTL design
Models act as an executable specification for the RTL designers, with register maps generated from the same source.
- Work products passed
- Released block models
- Register descriptions in a machine-readable format
- Exploration results that fixed micro-architecture choices
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.