Chip lifecycle / Hand-off map / System modelling and virtual prototyping to Architecture and specification
System modelling and virtual prototyping to Architecture and specification
Exploration results, interconnect and memory system recommendations and block models go to the architects to decide the hardware and software split and the partitioning; issues raised against the specification during model to RTL correlation come back the same way.
- Work products passed
- Architecture model
- Performance model
- IP transaction-level model
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.