RTL design to Silicon validation and bring-up
Design gives validation the root cause and fix plan for each silicon bug, so the errata list states the cause, the workaround and the stepping that fixes it.
- From
- RTL design →
- Work products passed
- Errata list
- Engineering change orders
- Bug reports
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.