Physical design and sign-off to Silicon validation and bring-up
Physical design gives validation the timing sign-off reports for comparing speed paths measured on silicon, and the final layout for fault localisation in silicon debug.
- Work products passed
- Timing sign-off reports
- GDSII
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.