IP integration to Physical design and sign-off
Integration gives physical design the hard macros and their views, placement and power requirements, and the block-level constraints that full-chip implementation must respect.
- From
- IP integration →
- Work products passed
- Layout abstract views
- Timing models
- Timing constraints
- Integration guide
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.