Skip to main content
Chip lifecycle / Hand-off map / Emulation to RTL design

Emulation to RTL design

Design bugs and performance shortfalls found on emulation go back to the RTL designers for fixes.

Work products passed
  • Bug reports
  • Debug waveforms
  • Performance and power results against budgets

Register or sign in to read on

The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.