Splits a design too large for one FPGA across several, choosing cut points that keep the number of signals between devices within the pins available, using time-division multiplexing where needed.
This sub-function's own lane. See it beside the other sub-functions of fpga prototyping on the function's swimlane.
Chevrons show maturity by the end of each stage and open that stage's row below; diamonds are freeze and sign-off points; triangles are the lifecycle's gates.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.