Delayed, as of 21:00 UTC. Source: delayed quotes from a public quote service, refreshed at most every two minutes. Prices in each listing's own currency. Market data, not investment advice.
San Jose, United States · Listed on the Hub · Posted by the company · Listed until
We are looking for a Principal Design Verification Engineer with a flair for being a code breaker, ability to come up hybrid mechanisms for verification of complex ASICs. Experience with System Verilog, C, C++, Python or other scripting languages would be a plus. Using your coding and problem-solving skills, you will contribute to the functional verification of the designs. You'll be responsible for the full life cycle of verification, from planning to writing tests to debugging, collect and closing coverage.
The full job description and the way to apply are for registered members. Registration is free and takes a minute. You come back to this page afterwards.