Director Post-Si Electrical Validation Engineering

Board Product Strategy and Technical Leadership Lead ASIC Electrical-level (PHY) validation strategy across product definition, architecture, PCB/test fixture development, Validation Automation, data review, bring-up, debug, optimization, qualification, and production release. Define validation plans, coverage goals, risk assessments, schedules, and exit criteria for high-speed ASIC and PHY IP