Principal SoC RTL Engineer

Own and be responsible for pre-tape out quality for digital SOC modules on the MCU Explore architecture and develop micro-architecture. RTL development for IPs and SOCs using Verilog 3rd party IP identification, selection, and integration Collaboration with verification and FPGA teams in test plan development and debug Collaborate with the Physical Design team to close the design on timing and power targets