Delayed, as of 20:00 UTC. Source: delayed quotes from a public quote service, refreshed at most every two minutes. Prices in each listing's own currency. Market data, not investment advice.
Germany · Listed on the Hub · Posted by the company · Listed until
Astera Labs is building purpose-built silicon for rack-scale AI infrastructure. As a Distinguished Engineer, you will be a senior technical leader driving ASIC design for next-generation Ethernet and Scale-Up (ESUN) connectivity products.
You will set technical direction across the full ASIC design flow, spanning high-speed Ethernet, UALink, UCIe, and PCIe Gen 6/7. You will solve complex scale-up networking challenges, mentor senior engineers, and turn ambitious product goals into robust, manufacturable silicon.
The full job description and the way to apply are for registered members. Registration is free and takes a minute. You come back to this page afterwards.