Technical Lead Physical Design Engineer

Drive timing closure from RTL through sign-off, ensuring robust timing across complex SoCs. Develop and validate SDC constraints, including MMMC setup, to enable accurate and efficient STA analysis. Define and manage I/O timing budgets across hierarchical designs. Apply advanced sign-off methodologies at TSMC 7nm and below, including OCV/AOCV and PVT effects.