Delayed, as of 20:00 UTC. Source: delayed quotes from a public quote service, refreshed at most every two minutes. Prices in each listing's own currency. Market data, not investment advice.
India · Listed on the Hub · Posted by the company · Listed until
The Sr. Layout Design Engineer will lead top-level chip-planning and perform block-level custom layouts for CMOS and BiCMOS circuits. The Sr. Layout Design Engineer will review, and coordinate work content performed by offshore layout designers. Train junior layout engineers and offshore layout contractors. Contribute to developing standard layout methodologies across sites. Contribute to build process and procedures to achieve high layout quality
The full job description and the way to apply are for registered members. Registration is free and takes a minute. You come back to this page afterwards.