Predicting how many good chips a design gives and what each costs, using defect rates, die size, packaging and test, to guide design choices.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Semiconductor economics courses, building spreadsheet models, and using fab defect and cost data.
Register version 1.