Using UVM (Universal Verification Methodology), a standard way of building reusable test environments in SystemVerilog to check chip designs.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Verification courses, practice building UVM test benches, and real chip verification work.
Register version 1.