A Synopsys tool that checks RTL early for problems such as clock crossing, reset, testability and power issues before later design steps.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Built by RTL design courses and running SpyGlass checks on projects.
Register version 1.