Balancing chip power use against silicon size and speed, since saving one often costs another.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Design projects with targets, synthesis experiments, and architecture reviews.
Register version 1.