Turning a chip's logic design into a layout by placing blocks, routing wires and meeting timing, power and area goals. Broad label.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Physical design courses, EDA tool training, and tape-out experience.
Register version 1.