Reducing dynamic and leakage power in design: clock and power gating, multi-Vt and multi-voltage partitioning, DVFS, operand isolation, memory retention and sleep modes, expressed through UPF and validated by power-aware verification and signoff.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: RTL or implementation role on a power-constrained product; anchored in UPF/IEEE 1801 and repeated power analysis iterations with PrimePower or equivalent.
Register version 1.