Planning how blocks on a chip are linked, including buses and network-on-chip (NoC) designs, to meet speed, area and power goals.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Built by computer architecture and SoC design courses and interconnect projects.
Register version 1.