Drawing the transistor-level layout for standard cells and IO cells, balancing size, speed, power and design rules.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: VLSI layout courses, layout tools, and building cells with design rule checks.
Register version 1.