Also known as: Hybrid Bonding Process Engineer; Wafer-to-Wafer Bonding Engineer; 3D Stacking Process Development Engineer
See this role on the SoC lifecycle
Develops wafer-to-wafer and die-to-wafer hybrid bonding for next-generation memory such as CBA NAND and 16-high HBM.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.