Also known as: DRAM/NAND Integration Engineer; Memory Technology Integration Engineer; 3D NAND Process Integration Engineer; same role also listed under the memory storage segment
See this role on the Memory lifecycle or on the SoC lifecycle
Owns the integrated process flow for DRAM or 3D NAND, where scaling depends on extreme aspect ratios, cell uniformity and bit-level defect control rather than logic-style transistor tuning.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.