Also known as: High-Level Synthesis Engineer; C-to-RTL Design Engineer; Algorithmic Hardware Design Engineer
See this role on the FPGA lifecycle or on the Startup lifecycle or on the SoC lifecycle or on the Soft IP lifecycle
Builds hardware accelerators from C++, SystemC or algorithmic descriptions using high-level synthesis, delivering RTL-quality results far faster than hand coding for datapath-heavy blocks.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.