Also known as: EDA IT Engineer; Design Compute Infrastructure Engineer; HPC Engineer for Chip Design
See this role on the SoC lifecycle
Runs the compute clusters, storage and scheduling that let design teams run simulation, synthesis and signoff on time.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.