Also known as: SVA Engineer; Assertion Engineer; Property Engineer
See this role on the SoC lifecycle or on the Soft IP lifecycle
Embeds executable specifications into the design in the form of SystemVerilog Assertions so that violations are caught at the exact cycle and signal where they occur, rather than thousands of cycles later at a scoreboard.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.