Roles / Algorithm Architect

Algorithm Architect

ARC-017v1

System & SoC ArchitectureArchitectureIC3–IC7Individual contributor

Also known as: DSP Algorithm Engineer; Signal Processing Algorithm Architect; Algorithm Development Engineer

See this role on the FPGA lifecycle or on the AI accelerator lifecycle or on the Startup lifecycle or on the SoC lifecycle or on the Soft IP lifecycle

Summary

Develops and hardware-maps the algorithms that give a chip its differentiated function — modem receivers, image pipelines, radar processing, audio enhancement or sensor fusion — and defines the precision and structure the silicon must implement. Owns the bridge between mathematics and gates.

A day in the life

Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction

Responsibilities

Project

Work done for a product or program.

Perform fixed-point conversion and bit-width analysis to determine the minimum precision meeting SNR, BER or image quality targets.
Partition the algorithm between hardware accelerator, DSP firmware and host software based on throughput and flexibility needs.
Produce the bit-exact golden reference model that RTL designers implement against and verification teams check with.
Quantify computational complexity in MACs per sample and memory bandwidth per frame to size the hardware.
Define the algorithm's tunable parameter set and calibration procedure for production and field use.
Analyse algorithm robustness against real-world impairments such as channel fading, sensor noise, lens artefacts or temperature drift.
Support hardware/firmware bring-up by comparing silicon output against the golden model and root-causing mismatches.
Track academic and standards literature for algorithm advances relevant to the next product generation.
Document the algorithm specification including block diagrams, equations, data formats and edge-case behaviour.

Function

Work that keeps the discipline running: methods, tools, suppliers and people.

Develop and validate algorithms in MATLAB, Python or C against golden reference data and required performance metrics.

Major tasks

Project

Produce and hand over the role's key deliverables
- Algorithm specification with equations and block diagrams
- Bit-exact golden reference model in C or MATLAB
- Fixed-point precision analysis and word-length report
- Complexity and memory bandwidth budget for hardware sizing
- Hardware/software partitioning proposal
- Calibration and tuning procedure documentation
Define the architectureGeneral
- Collect and clarify the product requirements
- Build performance and power models
- Write and baseline the architecture specification
Support implementationGeneral
- Answer specification questions from design and verification
- Assess the impact of proposed changes
- Compare results with the original targets

Function

Build the architecture practiceGeneral
- Keep modelling tools and reference models current
- Publish design guidelines and specification templates
Plan aheadGeneral
- Study workload and technology trends
- Contribute to the product roadmap

Works with

DSP and SoC architects
RTL designers implementing the accelerator
verification engineers using the golden model
firmware and DSP software teams
standards delegates
customer algorithm teams

Typical backgrounds

MS or PhD in Electrical Engineering with signal processing, communications, imaging or control specialisation; 4–15 years.

Demand signal

0 open listings right now
0 Talent Wafer employer inquiries

Counts live listings tagged to this role, and employer interest in candidates from Talent Wafer runs for this role (all runs to date). Hub activity only, not the wider market.

Comp tier (within semis)

3 / 5

Remote feasibility

High

Semis core vs. portable

Highly portable

Geographic hotspots

San Diego and Santa Clara USA; Bangalore and Hyderabad India; Oulu Finland; Sophia Antipolis France; Shanghai and Beijing China; Haifa Israel; Seoul South Korea

Certifications / standards training

—

Transfers to (industries)

Wireless infrastructure, radar and defence systems, medical imaging, autonomous driving perception, audio and hearing devices, industrial machine vision

Risk if vacant

Hardware is built against an unvalidated algorithm, precision is over- or under-provisioned, and the product fails its quality or conformance metric with no reference model to debug against.

Algorithm Architect

Summary

A day in the life

Responsibilities

Project

Function

Major tasks

Project

Function

Works with

Register or sign in to read on