Help with Cadence needed designing LNA

I’m trying to design an LNA that meets certain specs. So for the first part, as per my course guidelines, I tried to find Jopt which provides NFmin. Now, I tried to find the width that gives me Ropt at 50ohms. I’ve a 1u cmos width and I’m sweeping the Number of fingers trying to see where it lands at 50ohms. I have placed an idea current source that provides the current proportional with the Jopt I found in part 1. My problem is here. I’m finding the number of fingers to be >200 to have Ropt at…

Source: r/chipdesign, published 2026-10-25. The summary is the Hub's own; the full story is at the source. Report a rights or accuracy concern