An early layout run of the design to find timing, congestion and floorplan problems before the netlist is final.
Design data Work product in the SoC and full-chip lifecycle
It runs the design through layout early to expose timing, congestion and floorplan problems while the RTL and netlist can still change. Without trial layouts, these problems appear after netlist freeze, when fixes cost far more time.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.