The test features built into the macro: test modes, built-in self-test, loopback paths, analog test access, observation points and the controls integrators use to test the macro inside their chips.
Design data Work product in the Hard IP lifecycle
Once inside a chip, a macro can only be tested through the features designed in. These structures make the macro testable on the test chip and in every integrator's production test.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.