The physical layouts of the standard cell library, drawn to a common cell architecture, height and pin grid, before characterisation and abstract generation.
Design data Work product in the Process design kit (PDK) development lifecycle
It is the physical foundation of every digital design on the kit, and its density and pin access shape what designs achieve. Unclean or inconsistent layouts waste characterisation, leave routers struggling with pin access and miss density targets.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.