The plan for giving engineering samples and development kits to lead customers: who receives them, when, with which software and timing data, and how their feedback is collected.
Plan Work product in the FPGA chip development lifecycle
Lead customers start their designs on samples long before production release, and their results shape the speed grades, the software and the errata. A planned programme makes sure scarce samples go where they teach the vendor most and that customers know what they are receiving.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.