A design software release after launch that fixes issues and adds support, checked against qualified designs and timing data so that designs that met timing still do.
Release package Work product in the FPGA chip development lifecycle
Customers keep designing on a family for many years, and each software release reaches all of them. A release that changes timing or results for existing designs can cause field failures, so each one is checked before it ships.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.