How each hard IP block connects to the fabric, the routing, the clock network and the configuration logic, and how the design software sees it.
Specification Work product in the FPGA chip development lifecycle
Hard IP sits inside a regular fabric and must also be configured through the bitstream and modelled in the software. A specification shared by tile, physical design, software and verification teams prevents mismatches at the boundary.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.