The design after synthesis, expressed as connected library cells. It is the input to physical design and gate-level checks.
Design data Work product in the SoC and full-chip lifecycle
It is the design expressed as real library cells, the input to physical design, gate-level checks and test pattern generation. If it is not equivalent to the verified RTL or built with the right constraints, every downstream result is built on the wrong design.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.