Results from running the full regression on the emulator, used as evidence that the final design behaves correctly before tape-out.
Report Work product in the SoC and full-chip lifecycle
They show that the final design runs the full regression and real software correctly on the emulator, the last broad functional check before tape-out, catching late netlist changes that break behaviour simulation alone would take far too long to exercise.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.