Kit rules that limit current density in wires and vias by layer, width and temperature so interconnect meets its lifetime target, together with the checks and analysis guidance that apply them.
Specification Work product in the Process design kit (PDK) development lifecycle
It protects products from interconnect wear-out over their lifetime. Power grids and high-current signal wires fail early in the field when it is missing, or designers over-size wires because they lack trusted limits.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.