The list of operating corners the macro is characterised at and the views delivered for each: timing and power models, abstracts, behavioural and circuit models, signal integrity models and their formats.
Specification Work product in the Hard IP lifecycle
Integrators sign off their chips at their own corners, so a missing corner or view can block them. Agreeing the list early sets the work for characterisation and the checklist for release.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.