Versioned releases of a custom chip's design, or of an FPGA design, handed to the virtual prototyping and emulation and FPGA prototyping teams so the system can be modelled and run at speed before the silicon exists.
Release package Work product in the System development lifecycle
They let system software and integration start against the real design long before silicon. Drops without clear content or versioning leave prototype teams debugging old bugs or running models that no longer match the chip.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.