1. Purpose of the gate
First silicon is the point where the design becomes physical. The masks have been made, the wafers processed and the first lots delivered. The gate confirms that the wafers have arrived in usable condition, that wafer-level test shows the chip is alive and behaving in a way that can be investigated, and that the bring-up hardware, test program and test hardware are ready to use the parts. It is the start of learning from silicon, and the speed of that learning depends on how well prepared the team is.
Three criteria apply. Wafers received is tracked, because lots may arrive in stages and some may be held at a process step for a possible metal-only change. Wafer-level test results are tracked: first probe results show whether basic structures, scan chains and memories work, and give an early view of yield. Bring-up hardware must be ready: validation boards, sockets, debug probes and the software needed to power up and talk to the chip.
Work products at this gate include the photomasks and the fabricated wafers, which are gating at initial maturity, the first test program and final test hardware, the qualification plan at final maturity and the wafer start plan at its first version. Prototype test results from the FPGA prototype, final since tape-out, are the reference silicon validation uses for the first tests on silicon. The risk addressed is bring-up being blocked by missing hardware, software or test capability.
10 more sections for registered members.