Jobs / Tech Lead- Verification Methodology/CAD

External listing

Listed by the Hub from Astera Labs's careers page, seen 2026-10-28. Apply on the company's site.

Tech Lead- Verification Methodology/CAD

VerificationSeniorOn-site

Bengaluru, India · Listed on the Hub 2026-10-28 · Posted by the company 2026-08-27 · Listed until 2026-12-27

We are looking for a Tech Lead - Verification Methodology/CAD/Automation Engineer to drive verification infrastructure, methodology, automation, and productivity across IP and SoC verification teams. The candidate will build scalable verification frameworks, automate verification workflows, improve regression infrastructure, and partner with design verification teams to establish efficient and reusable methodologies.

Applications Engineering Manager - Ethernet DFT Engineer Digital Design Manager Director ASIC Technical Program Management Director, Product Line Management - Custom Silicon

All 127 roles at Astera Labs →

Sr. Engineer, Verification at SiTime Sr. Engineer, Verifications at SiTime ASIC Digital Verification Engineer at SiTime Staff Engineer - Design Verification at Ambiq Micro Sr. Staff Engineer - Digital Design Verification at Ambiq Micro

Register or sign in to read on

The full job description and the way to apply are for registered members. Registration is free and takes a minute. You come back to this page afterwards.