Jobs / Tech Lead Engineer, Design Verification

External listing

Listed by the Hub from Astera Labs's careers page, seen 2026-10-28. Apply on the company's site.

Tech Lead Engineer, Design Verification

VerificationSeniorOn-site

San Jose, United States · Listed on the Hub 2026-10-28 · Posted by the company 2026-09-28 · Listed until 2026-12-27

As a Tech Lead Engineer, Design Verification, you will define and deliver robust verification for next-generation connectivity silicon that enables rack-scale AI infrastructure. You will partner closely with RTL, architecture, firmware, and post-silicon teams to build verification strategies that prove complex switching behavior across high-bandwidth protocols and demanding system environments.

Applications Engineering Manager - Ethernet DFT Engineer Digital Design Manager Director ASIC Technical Program Management Director, Product Line Management - Custom Silicon

All 127 roles at Astera Labs →

Sr. Engineer, Verification at SiTime Sr. Engineer, Verifications at SiTime ASIC Digital Verification Engineer at SiTime Staff Engineer - Design Verification at Ambiq Micro Sr. Staff Engineer - Digital Design Verification at Ambiq Micro

Register or sign in to read on

The full job description and the way to apply are for registered members. Registration is free and takes a minute. You come back to this page afterwards.